1

2

An integrated circuit device comprising: 1 input receiver circuitry to sample an operation code synchronously 2 3 with respect to a first transition of the external clock signal; output driver circuitry ko output data in response to the 4 5 operation code specifying a read operation, wherein: the output driver circuitry outputs a first portion of data 6 7 in response to a rising/edge transition of the first external 8 clock signal; and the output driver dircuitry outputs a second portion of data 9 in response to a falling edge transition of the first external clock signal. 181. The integrated dircuit device of claim 180 further including a memory array having a plurality of memory cells. 2 32 1 182. The integrated circuit device of claim 181 wherein the input 2 receiver circuitry receives address information synchronously with 3 respect to the external clock signal. 183. The integrated circuit device of claim 182 wherein the input 1 2 receiver circuit samples the address information synchronously with 3 respect to a second transition of the external clock signal.



184. The integrated circuit device of claim 182 wherein the

operation code and the address information are included in a packet.

	35	<b>35</b> 185. The integrated circuit devi				30			
					/				
a	clock	alignment	circuit	to	recei/ve	the	external	clock	signal.

186. The integrated circuit device of claim 185 wherein the clock alignment circuit generates an internal clock signal, and the output driver circuitry outputs data in response to the internal clock signal.

187. The integrated circuit device of claim 180 wherein both the rising and falling edge transitions of the first external clock signal include voltage swings of less than one volt.

188. The integrated circuit device of claim 186 wherein the rising edge transition of the first external clock signal and the falling edge transition of the external clock signal transpire in one clock cycle of the first external clock signal.

The integrated circuit device of claim 200 wherein the input receiver circuitry receives block size information synchronously with respect to the external clock signal, wherein the block size information indicates an amount of data to be output by the output driver circuitry.

190. The integrated circuit device of claim 180 wherein the input receiver circuitry receives a value which is representative of a number of clock cycles of the external clock to transpire before the output drivers outputs data.